| Altera PCI Express到DDR2 SDRAM 参考设计 |
| |
| 作者:Altera 来源:中电网 点击数:300 更新时间:2008-4-8 |
|
您可以添加到网摘 让更多人关注此文章:
Overview
Altera offers a PCI Express to DDR2 SDRAM reference design that demonstrates the operation of Alteras PCI Express (PCIe) MegaCore® product. This reference design provides an interface between the Altera® PCIe MegaCore function and a 64-bit, 256-Mbyte DDR2 SDRAM memory that enables access to external DDR2 SDRAM memory through the PCIe bus. It also represents an example of a typical user application that interfaces to the system side of the Altera PCIe MegaCore function.
Features
Supports PCIe root complex to PCIe end point memory read and write transactions
Supports PCIe end point to PCIe root complex direct memory access (DMA) read and write transactions
Demonstrates how to use the PCIe MegaCore function
Demonstrates how to use the DDR2 SDRAM Controller MegaCore function
Uses the dual-port FIFO buffer function from the library of parameterized modules (LPM)
Uses the Stratix® II GX FPGA with internal transceivers Demonstrated Altera Technology
Stratix II GX FPGAs with transceiver technology
Altera PCIe MegaCore function
Altera DDR2 SDRAM Controller MegaCore function
点此查看PCI Express到DDR2 SDRAM 参考设计
PCI Express到DDR2 SDRAM 参考设计方框图
 [1]
|
没有任何评论
*只显示最新10条评论。评论内容只代表网友观点,与本站立场无关。 更多评论
|
|
发帖须知:
一.所发文章必须遵守《互联网电子公告服务管理规定》;
二.严禁发布供求代理信息,公司介绍,产品信息等广告宣传信息;
三.严禁恶意重复发帖;
四.严禁对个人,实体,民族,国家等进行漫骂,污蔑,诽谤。 |
|
|
|